GitHub
debug-tb
Debug SystemVerilog testbench failures in the SVC project. Use when a testbench fails (make _tb), to analyze CHECK_* assertion failures, watchdog timeouts, or unexpected signal values. Provides systematic debug...
☆ 0View skill
pbozeman AI Skills
GitHub ↗Browse published AI skills maintained by pbozeman. Compare skill descriptions and follow each source repository for setup instructions.
Author statistics
Indexed skills
7Repository stars across indexed skills
0Repository forks
0Average repository stars per indexed skill
0Repository stars may repeat across skills from the same repository.
Popular categories
Recent indexing activity
Browse skills
GitHub
adding-formal
Provides ASSERT/ASSUME macro pattern, .sby file template, and f_past_valid usage. Triggers when adding formal verification or writing assertions.
☆ 0View skill
GitHub
writing-sv
Provides SVC naming conventions, comment style, code structure order, and reset patterns. Triggers when writing or modifying any .sv file.
☆ 0View skill
GitHub
writing-module
Provides module template with include guard, port ordering, and checklist. Triggers when creating a new svc_ module from scratch.
☆ 0View skill
GitHub
writing-tb
Provides svc_unit.sv testbench framework, macros (TEST_CLK_NS, CHECK_EQ, etc.), and template. Triggers when creating or modifying _tb.sv files.
☆ 0View skill
GitHub
implementing-valid-ready
Provides SVC-specific valid/ready streaming interface patterns and common pitfalls. Triggers when implementing valid/ready handshakes or debugging backpressure issues.
☆ 0View skill
GitHub
implementing-axi
Provides SVC-specific AXI/AXI-Lite naming conventions, signal ordering, and available modules. Triggers when implementing AXI or AXI-Lite interfaces.
☆ 0View skill
The default order uses GitHub repository stars from our indexed data. Stars belong to the source repository and may be shared by multiple skills. They indicate repository interest, not skill installs or an independent quality score.